| Server IP : 20.75.53.88 / Your IP : 216.73.217.72 [ Web Server : Apache System : Linux VMRALP-3 4.4.0-256-generic #290~14.04.1-Ubuntu SMP Thu Jun 20 09:24:50 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29+esm15 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, Domains : 3 Domains MySQL : ON | cURL : OFF | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/src/4.4.0-256-generic/include/dt-bindings/clock/ |
Upload File : |
/* * Copyright (C) 2014 Renesas Electronics Corporation * Copyright 2013 Ideas On Board SPRL * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. */ #ifndef __DT_BINDINGS_CLOCK_R8A7794_H__ #define __DT_BINDINGS_CLOCK_R8A7794_H__ /* CPG */ #define R8A7794_CLK_MAIN 0 #define R8A7794_CLK_PLL0 1 #define R8A7794_CLK_PLL1 2 #define R8A7794_CLK_PLL3 3 #define R8A7794_CLK_LB 4 #define R8A7794_CLK_QSPI 5 #define R8A7794_CLK_SDH 6 #define R8A7794_CLK_SD0 7 #define R8A7794_CLK_Z 8 /* MSTP0 */ #define R8A7794_CLK_MSIOF0 0 /* MSTP1 */ #define R8A7794_CLK_VCP0 1 #define R8A7794_CLK_VPC0 3 #define R8A7794_CLK_TMU1 11 #define R8A7794_CLK_3DG 12 #define R8A7794_CLK_2DDMAC 15 #define R8A7794_CLK_FDP1_0 19 #define R8A7794_CLK_TMU3 21 #define R8A7794_CLK_TMU2 22 #define R8A7794_CLK_CMT0 24 #define R8A7794_CLK_TMU0 25 #define R8A7794_CLK_VSP1_DU0 28 #define R8A7794_CLK_VSP1_S 31 /* MSTP2 */ #define R8A7794_CLK_SCIFA2 2 #define R8A7794_CLK_SCIFA1 3 #define R8A7794_CLK_SCIFA0 4 #define R8A7794_CLK_MSIOF2 5 #define R8A7794_CLK_SCIFB0 6 #define R8A7794_CLK_SCIFB1 7 #define R8A7794_CLK_MSIOF1 8 #define R8A7794_CLK_SCIFB2 16 #define R8A7794_CLK_SYS_DMAC1 18 #define R8A7794_CLK_SYS_DMAC0 19 /* MSTP3 */ #define R8A7794_CLK_SDHI2 11 #define R8A7794_CLK_SDHI1 12 #define R8A7794_CLK_SDHI0 14 #define R8A7794_CLK_MMCIF0 15 #define R8A7794_CLK_CMT1 29 #define R8A7794_CLK_USBDMAC0 30 #define R8A7794_CLK_USBDMAC1 31 /* MSTP4 */ #define R8A7794_CLK_IRQC 7 /* MSTP5 */ #define R8A7794_CLK_THERMAL 22 #define R8A7794_CLK_PWM 23 /* MSTP7 */ #define R8A7794_CLK_EHCI 3 #define R8A7794_CLK_HSUSB 4 #define R8A7794_CLK_HSCIF2 13 #define R8A7794_CLK_SCIF5 14 #define R8A7794_CLK_SCIF4 15 #define R8A7794_CLK_HSCIF1 16 #define R8A7794_CLK_HSCIF0 17 #define R8A7794_CLK_SCIF3 18 #define R8A7794_CLK_SCIF2 19 #define R8A7794_CLK_SCIF1 20 #define R8A7794_CLK_SCIF0 21 /* MSTP8 */ #define R8A7794_CLK_VIN1 10 #define R8A7794_CLK_VIN0 11 #define R8A7794_CLK_ETHER 13 /* MSTP9 */ #define R8A7794_CLK_GPIO6 5 #define R8A7794_CLK_GPIO5 7 #define R8A7794_CLK_GPIO4 8 #define R8A7794_CLK_GPIO3 9 #define R8A7794_CLK_GPIO2 10 #define R8A7794_CLK_GPIO1 11 #define R8A7794_CLK_GPIO0 12 #define R8A7794_CLK_QSPI_MOD 17 #define R8A7794_CLK_I2C5 25 #define R8A7794_CLK_I2C4 27 #define R8A7794_CLK_I2C3 28 #define R8A7794_CLK_I2C2 29 #define R8A7794_CLK_I2C1 30 #define R8A7794_CLK_I2C0 31 /* MSTP11 */ #define R8A7794_CLK_SCIFA3 6 #define R8A7794_CLK_SCIFA4 7 #define R8A7794_CLK_SCIFA5 8 #endif /* __DT_BINDINGS_CLOCK_R8A7794_H__ */